




+ Jak projektować zasilanie, aby odnieść sukces?


RAFAŁ KRAMEK 15.04.2024

#1 Zrozum jak to działa




Topologie typu „forward” i „flyback”

- ▶ Forward - transfer energii, kiedy klucz przewodzi





- ▶ Flyback - transfer energii, kiedy klucz nie przewodzi



RHPZ




$$\frac{di}{dt}$$



$$U = -L \frac{di}{dt} \Rightarrow \frac{U}{-L} = \frac{di}{dt} \Rightarrow m = \frac{U}{L}$$




CCM



- ▶ Większa indukcyjność
- ▶ Mniejszy Iripple (EMI)
- ▶ RHPZ

DCM




- ▶ Mniejsza indukcyjność
- ▶ Większy Iripple (EMI)
- ▶ RHPZ nie ma znaczenia*







Buck / Step-down - „pętle” prądowe



Boost / Step-up - „pętle” prądowe




Buck i boost




Voltage mode control

- ▶ Pojedyncza pętla kontroli
- ▶ Komparacja V_r o relatywnie wysokiej amplitudzie - duża odporność na zakłócenia
- ▶ „Trudniejsza” kompensacja





Current mode control

- ▶ Dwie pętle kontroli - napięciowa i prądowa
- ▶ Komparacja V_r o niskiej amplitudzie - wrażliwa na zakłócenia
- ▶ Wbudowane ograniczenie prądowe
- ▶ „Łatwiejsza” kompensacja
- ▶ Wymaga kompensacji zbczoa
- ▶ Peak current vs Average current




Odpowiedzi filtra LC dla VMC i dla CMC



$$\omega_b = \frac{1}{\sqrt{LC}}$$

$$\omega_z = \frac{1}{ESR * C}$$





$$\omega_b = \frac{1}{C * R_{load}}$$

$$\omega_z = \frac{1}{ESR * C}$$

.ac dec 100 100 100MEG
.step param ESR list 1m 100m



Kompensator typu III i typu II




$$\omega_{b1} = \frac{1}{R_8 C_4}$$

$$\omega_{z1} = \frac{1}{R_8 C_3}$$

$$\omega_{b2} = \frac{1}{R_9 C_5}$$

$$\omega_{z2} = \frac{1}{R_6 C_5}$$

$$\omega_{z1} = \omega_{z2}$$



$$\omega_b = \frac{1}{R_4 C_2}$$

$$\omega_z = \frac{1}{R_4 C_1}$$

.ac dec 100 100 100MEG




► FILTR LC


► KOMPENSATOR

► WYNIK



VMC



CMC



- ▶ Bandwidth < $f_s/5$
- ▶ Phase margin > 45°
- ▶ Gain margin > 10 dB



About LTpowerCAD II v2.7.3



Install Ver: LTpowerCAD II v2.7.3, Update Ver70. 2020-04-27 00:00:00

Install Date: 2023-11-28 00:00:00

Release: Customer

Last Synced: 2013-06-12 00:00:00

Username: username

Login Info Last Saved: 1111-01-01 00:00:00

For LTpowerCAD Support Contact: LTpowerCAD@analog.com

OK





#2 Bądź gotów, ale nie przesadzaj...



Snubber w 7 krokach

Seven steps to calculate an R-C snubber	
Step 1	Measure the circuit's oscillation frequency (f_0). See Figure 1 (top).
Step 2	Add a capacitor (C_1) in parallel with the rectifier or FET and measure the shifted oscillation frequency (f_1). Select a C_1 value that is several times larger than the rectifier's stated typical capacitance at full-reverse voltage in the data sheet. In this example, the rectifier's reverse capacitance is 22pF, so I chose a 100pF value for C_1 . A frequency shift of at least 50% is reasonable. See Figure 1 (bottom).
Step 3	Calculate the frequency shift ratio: $m = \frac{f_0}{f_1}$.
Step 4	Calculate the circuit's parasitic capacitance: $C_0 = \frac{C_1}{(m^2-1)}$.
Step 5	Calculate the circuit's parasitic inductance: $L = \frac{(m^2-1)}{(2\pi f_0)^2 C_1}$.
Step 6	Calculate the starting snubber capacitor value: $C_{snub} = 3 * C_0$.
Step 7	Calculate the starting snubber-resistor value: $R_{snub} = \sqrt{\frac{L}{C_0}}$.



https://e2e.ti.com/blogs_/b/powerhouse/posts/calculate-an-r-c-snubber-in-seven-steps





#3 Nie ufaj kalkulatorom





Power Stage Designer™ Tool - Version 4.0 - Boost

File Topology Loop Calculator Tools Help

Design Values

Minimum Input Voltage: V
 Maximum Input Voltage: V
 Output Voltage: V
 Output Current: A
 Switching Frequency: kHz
 Diode Voltage Drop: V
 Inductor Current Ripple: %

Recommended Value

Inductance: 44.57 μH

Choose Value

Inductance: μH



Calculated Values at Input Voltage: 3.50 V

Parameter	Value	Parameter	Value	Parameter	Value
Period:	5.00 μs	Input Power:	24.35 W	Input Current:	6.96 A
Duty Cycle:	92.81 %	Output Power:	24.00 W	Current Ripple:	0.74 A
On-Time:	4.64 μs	Diode Losses:	0.35 W		
Off-Time:	0.36 μs				
Zero-Time:	0.00 μs				
RHPZ:	3.59 kHz				

[Check TIDesigns™ Reference Design Library](#)
[Start WEBENCH® Design](#)

TEXAS INSTRUMENTS





Power Stage Designer™ Tool - Version 4.0 - Boost

File Topology Loop Calculator Tools Help

Design Values

Minimum Input Voltage:	<input type="text" value="3.5"/> V
Maximum Input Voltage:	<input type="text" value="12"/> V
Output Voltage:	<input type="text" value="48"/> V
Output Current:	<input type="text" value="0.5"/> A
Switching Frequency:	<input type="text" value="200"/> kHz
Diode Voltage Drop:	<input type="text" value="0.7"/> V
Inductor Current Ripple:	<input type="text" value="50"/> %

Recommended Value

Inductance: μH

Calculated Values at Input Voltage: 12.00 V

Parameter	Value	Load Current: 0.15 A
Period:	5.00 μs	Input Power: 7.48 W
Duty Cycle:	58.67 %	Output Power: 7.37 W
On-Time:	2.93 μs	Input Current: 0.62 A
Off-Time:	0.96 μs	Current Ripple: 1.60 A
Zero-Time:	1.11 μs	Diode Losses: 0.11 W
RHPZ:	386.34 kHz	Inductor Current Ripple: 256.87 %

Info

[Check This Design™ Reference Design Library](#)
[Start WEBENCH® Design](#)

TEXAS INSTRUMENTS






#4 Poznaj swoje tranzystory



Diagram Gate charge waveforms



GaN vs MOSFET

Czym różni się ładowarka wykorzystująca azotek galu od tradycyjnej ładowarki z krzemu?

Ładowarki z tranzystorami wykonanymi z azotku galu znacznie różnią się od akcesoriów wykorzystujących krzem. Nowy materiał może przewodzić wyższe napięcie i dzięki niemu mniej energii tracone jest na ciepło. Oparte o GaN ładowarki są bardziej energooszczędne. Mogą dostarczyć więcej energii i ładować różne urządzenia mobilne – zarówno smartfony, jak i laptopy.

<https://geex.x-kom.pl/wiadomosci/co-to-jest-ladowarka-gan/>



GaN vs MOSFET

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0\text{ V}, I_D = 0.2\text{ mA}$	100			V
I_{DSS}	Drain-Source Leakage	$V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}, T_J = 25^\circ\text{C}$		0.02	0.15	mA
I_{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5\text{ V}, T_J = 25^\circ\text{C}$		0.01	1.8	mA
		$V_{GS} = 5\text{ V}, T_J = 125^\circ\text{C}$		0.2	4	mA
	Gate-to-Source Reverse Leakage [#]	$V_{GS} = -4\text{ V}, T_J = 25^\circ\text{C}$		0.01	0.18	mA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 3\text{ mA}$	0.8	1.4	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5\text{ V}, I_D = 11\text{ A}$		10	13.5	m Ω
V_{SD}	Source-Drain Forward Voltage [#]	$I_S = 0.5\text{ A}, V_{GS} = 0\text{ V}$		2.0		V

[#] Defined by design. Not subject to production test.

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0\text{ V}, I_D=1\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	1.1	1.7	2.3	V	$V_{DS}=V_{GS}, I_D=36\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	0.1 10	1 100	μA	$V_{DS}=100\text{ V}, V_{GS}=0\text{ V}, T_J=25\text{ }^\circ\text{C}$ $V_{DS}=100\text{ V}, V_{GS}=0\text{ V}, T_J=125\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	10	100	nA	$V_{GS}=20\text{ V}, V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	8.0 10.3	9.6 12.5	m Ω	$V_{GS}=10\text{ V}, I_D=20\text{ A}$ $V_{GS}=4.5\text{ V}, I_D=10\text{ A}$
Gate resistance ¹⁾	R_G	-	1.2	1.8	Ω	-
Transconductance	g_{fs}	22	44	-	S	$ V_{DS} \geq 2 I_D /R_{DS(on)max}, I_D=20\text{ A}$



GaN vs MOSFET

Dynamic Characteristics [#] (T _j = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V		441	584	pF
C _{RSS}	Reverse Transfer Capacitance			3.2		
C _{OSS}	Output Capacitance			195	293	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V _{DS} = 0 to 50 V, V _{GS} = 0 V		227		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)			274		

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance ¹⁾	C _{ISS}	-	1600	2100	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance ¹⁾	C _{OSS}	-	250	320	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{RSS}	-	12	21	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	t _{d(on)}	-	4.7	-	ns	V _{DD} =50 V, V _{GS} =10 V, I _D =20 A, R _{G,ext} =3 Ω
Rise time	t _r	-	3.5	-	ns	V _{DD} =50 V, V _{GS} =10 V, I _D =20 A, R _{G,ext} =3 Ω
Turn-off delay time	t _{d(off)}	-	15	-	ns	V _{DD} =50 V, V _{GS} =10 V, I _D =20 A, R _{G,ext} =3 Ω
Fall time	t _f	-	5	-	ns	V _{DD} =50 V, V _{GS} =10 V, I _D =20 A, R _{G,ext} =3 Ω



GaN vs MOSFET

Q_G	Total Gate Charge	$V_{DS} = 50\text{ V}, V_{GS} = 5\text{ V}, I_D = 11\text{ A}$		3.5	4.5	nC
Q_{GS}	Gate to Source Charge	$V_{DS} = 50\text{ V}, I_D = 11\text{ A}$		1.5		
Q_{GD}	Gate to Drain Charge			0.5		
$Q_{G(TH)}$	Gate Charge at Threshold			1.0		
Q_{OSS}	Output Charge	$V_{GS} = 0\text{ V}, V_{DS} = 50\text{ V}$		13	20	
Q_{RR}	Source-Drain Recovery Charge			0		

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	4.6	-	nC	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Gate charge at threshold	$Q_{g(th)}$	-	2.6	-	nC	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Gate to drain charge ¹⁾	Q_{gd}	-	4.1	6.1	nC	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Switching charge	Q_{sw}	-	6.1	-	nC	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Gate charge total ¹⁾	Q_g	-	12	14.6	nC	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Gate plateau voltage	$V_{plateau}$	-	3.0	-	V	$V_{DD}=50\text{ V}, I_D=20\text{ A}, V_{GS}=0\text{ to }4.5\text{ V}$
Gate charge total, sync. FET	$Q_{g(sync)}$	-	19	-	nC	$V_{DS}=0.1\text{ V}, V_{GS}=0\text{ to }10\text{ V}$
Output charge ¹⁾	Q_{oss}	-	30	40	nC	$V_{DS}=50\text{ V}, V_{GS}=0\text{ V}$
Reverse recovery charge ¹⁾	Q_{rr}	-	26	52	nC	$V_R=50\text{ V}, I_F=20\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$





#5 Optymalizuj layout tam, gdzie jest to najważniejsze



APPLICATIONS INFORMATION




Figure 10. Recommended Printed Circuit Layout Diagram







Figure 11. Branch Current Waveforms








Figure 4. NCP51820 Component Placement






#6 Nie musi być „blisko”




- Minimize the lengths of the high-speed signals that run parallel to the DP and DM pair.
 - Keep the DP and DM traces as **short** as possible.
 - Route the DP and DM signals with a minimum amount of corners. Use 45-degree turns instead of 90-degree turns.
 - Avoid layer changes (vias) on the DP and DM signals. Do not create stubs or branches.
 - Provide the ground return vias within a 50-mil distance from the signal layer-transition vias when transitioning between different reference ground planes.
 - When the USB signals are not used, it is recommended that not to connect USB_OTG1_CHD_B, USB_OTG1_DN, USB_OTG1_DP, USB_OTG1_VBUS, USB_OTG2_DN, USB_OTG2_DP, USB_OTG2_VBUS pads.
- currents required by the MOSFET gate drivers.


uld






???







Zasilanie ~100A


DDR5

PCIe 5.0

USB 20 Gbps



Co ma znaczenie w PDN?



Ztarget

V_{CCINT} operating range from the data sheet = 3%;

Assumed DC tolerance = 1%;

Therefore, allowable AC ripple = 3% – 1% = 2%.


The target impedance is calculated using the 2% AC ripple along with the current estimates from XPE for the above resource utilization to arrive at the capacitor recommendations. The equation for target impedance is:

$$Z_{\text{target}} = \frac{\text{VoltageRailValue} \times \frac{\% \text{ Ripple}}{100}}{\text{StepLoadCurrent}} \quad \text{Equation 1-1}$$

V_{CCINT} , V_{CCAUX} , and V_{CCBRAM} capacitors are listed as the quantity per device, while V_{CCO} capacitors are listed as the quantity per I/O bank. Device performance at full utilization is equivalent across all devices when using these recommended networks.



Frequency Characteristic



- In Production GRM32ER80G337ME05,|Z|,DC0V,25degC
- In Production GCM32ER11A226KE11,|Z|,DC0V,25degC
- In Production GRM155B31E105KA12,|Z|,DC0V,25degC
- In Production GRM155R61H104KE19,|Z|,DC0V,25degC

<https://ds.murata.co.jp/simsurfing/>

